RemoteLeaf Logo
Log in Sign up

Lead ASIC DFT Engineer

2 months ago
United States
Contract
Lead
Test Engineer
Quality Assurance and Testing
SOC
Apply Now
Sapsol Technologies

Sapsol Technologies

Sapsol Technologies specializes in innovative business transformation by integrating ERP systems, AI, cloud computing, and DevOps, with a focus on S/4HANA implementation, system migration, and managed support services to optimize business processes and...

Internet Software & Services
51-250
Founded 2006
View All Jobs 111

Description

  • Architect, implement, verify, and debug advanced DFT solutions for ASIC and SoC designs.
  • Own DFT architecture across scan insertion, ATPG, MBIST/LBIST, JTAG, and boundary scan.
  • Lead post-silicon validation and debug efforts to resolve critical silicon issues.
  • Drive cross-functional debugging and issue resolution across engineering teams.
  • Evaluate and adopt emerging DFT methodologies and architecture schemes to improve robustness, quality, and yield.
  • Perform scan insertion, ATPG setup, simulation, debug, and DRC analysis.
  • Implement and verify MBIST solutions and support scan chain stitching and hierarchical DFT flows.
  • Support silicon bring-up and multi-domain integration on large SoC designs.

Requirements

  • Strong hands-on experience in ASIC DFT with end-to-end ownership.
  • Solid understanding of DFT fundamentals, fault models, test techniques, and test coverage concepts.
  • Deep expertise in scan architecture, ATPG, MBIST, LBIST, JTAG, boundary scan, and silicon debug.
  • Hands-on experience with Synopsys, Cadence, and Siemens/Mentor EDA tools.
  • Proven experience in scan insertion, ATPG setup, simulation, debug, and DRC analysis.
  • Experience with MBIST implementation and verification; SMS experience preferred.
  • Experience with scan architecture and scan chain stitching; Tessent/SSN experience preferred.
  • Strong understanding of PLLs, RTL design, synthesis flows, logical equivalence checking (LEC), and physical design implementation.
  • Proven post-silicon debug and silicon bring-up experience.
  • Exposure to large SoC designs, hierarchical DFT flows, and multi-domain integration challenges.

Interested in this position?

Apply directly on the company website

Apply Now

Similar Roles

Cala kIQ

Software Test Engineer

Cala kIQ 51-250 Pharmaceuticals

Cala Health is hiring a Software Test Engineer to validate mobile apps, web platforms, and APIs for regulated healthcare products through manual testing, automation, and risk-focused quality practices.

United States Full-time Junior Test Engineer
$120k-$135k
Android Android Studio Appium CI/CD Git iOS Java JavaScript Playwright Postman Python REST API Xcode
1 week ago
K

Senior Post-Silicon Validation Engineer

K2 Space Corporation 51-200 Defense and Space Manufacturing

K2 Space is seeking a hands-on Senior Post-Silicon Validation Engineer to lead bring-up, characterization, and system-level validation of mixed-signal SoCs for integration into high-power satellite platforms.

United States Full-time Senior Test Engineer
$170k-$250k
C++ Python
1 week, 3 days ago
Glydways

Localization Systems Engineer

Glydways 11-50 Transportation

Glydways is seeking a localization test and systems engineer to validate the software, algorithms, and safety functions powering its autonomous Glydcars in diverse and GPS-denied environments.

Anywhere Mid Level Test Engineer
C++ Computer Vision Python
1 week, 4 days ago
Torc

Senior System Test Engineer - Simulation

Torc 251-1K Road & Rail

As a Simulation Test Engineer at Torc, you will lead system-level virtual verification and validation of autonomous driving software to improve its robustness and safety.

United States Full-time Senior Test Engineer
$153k-$184k
Linux Python YAML
1 week, 4 days ago

You're on a roll! Sign up now to keep applying.

Sign Up

Already have an account? Log in

Used by 14,729+ remote workers