RemoteLeaf Logo
Log in Sign up

Principal ASIC Design Verification Engineer

1 month, 2 weeks ago
United States
Full-time
Lead
Embedded Systems Engineer
Quality Assurance and Testing
C C++ Git Perl Python Verilog
Apply Now

K2 Space Corporation

K2 Space builds high-powered satellite platforms and satellite buses for missions across LEO, MEO, and GEO, emphasizing higher payload power, large payload mass, vertical integration, and in-house manufacturing.

Defense and Space Manufacturing
51-200
Founded 2022
$180M raised
View All Jobs 7

Description

  • Develop and execute verification plans for block-level, subsystem-level, and full-chip environments.
  • Build SystemVerilog/UVM test benches, including agents, monitors, scoreboards, checkers, and coverage models.
  • Write SystemVerilog Assertions and integrate formal verification where appropriate.
  • Drive constrained-random and directed testing strategies to validate functionality, corner cases, and stress scenarios.
  • Run simulations, triage failures, perform root-cause analysis, and collaborate with RTL designers to resolve issues.
  • Implement and maintain functional, code, and assertion coverage, and drive coverage closure for sign-off.
  • Manage regression testing, simulation farms, and CI pipelines to improve test throughput and debug iteration speed.
  • Participate in design reviews and microarchitecture discussions, and influence design-for-verification best practices.
  • Work closely with architecture, RTL, DFT, firmware, physical design, and silicon validation teams to ensure end-to-end coverage and test.
  • Support silicon bring-up and post-silicon validation through test reuse, diagnostics, and debug analysis.
  • Drive improvements to DV methodologies and manage external IP providers or verification partners when needed.
  • Take lead on large and complex systems and participate in ASIC team interviews.

Requirements

  • B.S. or M.S. in Electrical Engineering, Computer Engineering, or a related field.
  • 10+ years of experience in ASIC/SoC verification.
  • Strong understanding of SystemVerilog, digital logic, RTL design, DFT, and hardware design and verification flows.
  • Proficiency with simulation tools such as VCS, Xcelium, or Questa.
  • Experience with waveform debug tools such as Verdi or SimVision, coverage tools, and scripting languages such as Python, Perl, or TCL.
  • Experience with test planning, UVM-based testbench development, constrained-random testing, functional coverage, and SystemVerilog assertions.
  • Experience with regression management, coverage analysis, revision control such as Git, CI/CD automation, and gate-level simulation.
  • Experience developing and integrating reference models.
  • Experience with embedded processor-based designs and firmware/bare metal coding such as C or C++.
  • Understanding of industry-standard interfaces such as APB, AHB, and AXI.
  • Experience with post-silicon validation planning and execution.
  • Experience with low power verification, analog behavioral models, physical design flows, cross-functional distributed teams, or space/telecom/RF-digital mixed systems is preferred.

Benefits

  • Base salary of $190,000–$285,000 plus equity in the company.
  • Comprehensive benefits package.
  • Paid time off.
  • Medical, dental, and vision coverage.
  • Life insurance.
  • Paid parental leave.
  • Additional perks.
  • Reasonable accommodations available during the application and interview process.

Interested in this position?

Apply directly on the company website

Apply Now

Similar Roles

Impinj

Senior Staff RTL Verification Engineer

Impinj 251-1K Communications Equipment

Impinj is seeking a Senior RTL Verification Engineer to verify next-generation RAIN RFID Reader ICs within its Silicon Engineering team, from test planning through tapeout and validation.

United States Full-time Lead Embedded Systems Engineer
$159k-$238k
CI/CD Perl Python Ruby Verilog
21 hours, 30 minutes ago
Impinj

Senior Staff Digital Design Engineer

Impinj 251-1K Communications Equipment

Impinj is hiring a senior digital design engineer to develop next-generation RAIN RFID Reader ICs, taking mixed-signal digital subsystems from architecture through silicon validation.

United States Full-time Lead Embedded Systems Engineer
$159k-$238k
Perl Python SOC Verilog
21 hours, 45 minutes ago
Weekday

Physical Design

Weekday 11-50 Construction & Engineering

Weekday’s client is seeking an experienced Physical Design Engineer to lead RTL-to-GDSII implementation for complex ASIC/SoC designs in India.

India Full-time Senior Hardware Engineer
Perl Python SOC
3 days, 22 hours ago
Magnet Forensics

Senior Embedded Firmware Engineer

Magnet Forensics 251-1K Internet Software & Services

Magnet Forensics is hiring a Senior Embedded Firmware Engineer to develop and support embedded firmware and related tooling for microcontroller-based digital investigative products.

United States Canada Full-time Senior Embedded Systems Engineer
$150k-$200k
C CI/CD Git Linux Pytest Python
4 days, 21 hours ago

You're on a roll! Sign up now to keep applying.

Sign Up

Already have an account? Log in

Used by 14,729+ remote workers