FPGA Developer

3 months, 2 weeks ago
Full-time
Mid Level
Software Development
Eqvilent

Eqvilent

Eqvilent specializes in quantitative trading, utilizing advanced technologies to provide liquidity in financial markets.

Capital Markets
11-50
Founded 2020

Description

  • Design, develop, and optimize FPGA-based solutions for ultra-low-latency trading systems.
  • Work with software developers to integrate FPGA solutions into broader system architectures.
  • Implement hardware-accelerated solutions for protocol parsing, order entry, and market data processing.
  • Perform timing analysis, timing closure, resource optimization, and latency measurements to ensure peak performance.
  • Collaborate with traders and researchers to identify opportunities for system improvements.
  • Monitor and troubleshoot system performance in a live trading environment.

Requirements

  • Bachelor’s or Master’s degree in Electrical Engineering or a related field.
  • Proficiency in Verilog and/or SystemVerilog.
  • Experience with FPGA design tools such as Xilinx Vivado or Altera Quartus.
  • Experience with FPGA debugging tools such as ILA, SignalTap, or Chipscope.
  • Experience with simulation tools such as Questa or ModelSim.
  • Programming and scripting skills in Tcl, C++, or Python are a bonus.
  • Experience with peripheral integration such as 10G PHY/MAC or PCIe is preferred.
  • Experience with custom network stack implementations such as TCP or UDP is preferred.

Benefits

  • Competitive salary.
  • Work remotely from anywhere in the world.
  • Flexible schedule.
  • 40 paid days off.
  • Access to global offices anytime.
  • Opportunity to work with cutting-edge hardware and technology.
  • Join a welcoming team of highly qualified international professionals.

Interested in this position?

Apply directly on the company website

Apply Now

Similar Roles

Senior FPGA Prototyping Engineer

K2 Space Corporation 51-200 Defense and Space Manufacturing

K2 Space is seeking a Senior FPGA & Silicon Bring-up Engineer to help develop and validate next-generation communications ASICs across pre-silicon prototyping, first-silicon bring-up, and system integration.

Embedded Systems Python Verilog
21 hours, 31 minutes ago

Senior Staff RTL Verification Engineer

Impinj 251-1K Communications Equipment

Impinj is seeking a Senior RTL Verification Engineer to verify next-generation RAIN RFID Reader ICs within its Silicon Engineering team, from test planning through tapeout and validation.

CI/CD Perl Python Ruby Verilog
21 hours, 31 minutes ago

Senior Staff Digital Design Engineer

Impinj 251-1K Communications Equipment

Impinj is hiring a senior digital design engineer to develop next-generation RAIN RFID Reader ICs, taking mixed-signal digital subsystems from architecture through silicon validation.

Perl Python SOC Verilog
21 hours, 46 minutes ago

Physical Design

Weekday 11-50 Construction & Engineering

Weekday’s client is seeking an experienced Physical Design Engineer to lead RTL-to-GDSII implementation for complex ASIC/SoC designs in India.

Perl Python SOC
3 days, 22 hours ago

You're on a roll! Sign up now to keep applying.

Sign Up

Already have an account? Log in

Used by 14,729+ remote workers