Fidus Systems

Fidus Systems specializes in high-speed electronic product development, providing expertise in hardware, FPGA, signal integrity, and more. With a track record of over 4,000 successful projects, Fidus delivers excellence in leading-edge designs for emer...

Professional Services

Industrials

51-250 (180)

Founded 2001

5 open positions

Links

View All Jobs

Hardware Designer

32 minutes ago

United States

Full-time

Senior

Hardware Engineer

IoT and Embedded Systems

Verilog

Apply Now

Fidus Systems

Professional Services

51-250

Founded 2001

View All Jobs 5

Description

Develop system-level and board-level architectures in collaboration with software and FPGA teams.
Design schematics and select components for high-speed circuits, power sequencing, connectors, and memory buses.
Perform circuit simulations in LTSpice and validate designs through prototype bench testing.
Work with the Signal Integrity team to analyze critical nets and ensure design robustness.
Participate in cross-functional design reviews across SI, PCB layout, FPGA, and software.
Create parts libraries and complete schematic capture in OrCAD Capture CIS.
Develop test plans, test procedures, and support lab bring-up and prototype verification.
Resolve hardware and software integration issues with the broader engineering team.
Lead regulatory certification testing and produce technical and user documentation.
Provide technical support to sales, project planning, customers, and mentor junior designers.

Requirements

Minimum 5 years of direct electronics design experience.
Bachelor's degree in Electrical Engineering, Computer Engineering, or equivalent.
Ability to technically lead a design and mentor others.
Strong knowledge of high-speed circuit and multi-layer PCB design.
Deep understanding of the full hardware product development cycle, including requirements, architecture, schematic capture, PCB layout, signal integrity, verification, and manufacturing.
Experience with FPGA-based designs, including 32Gbps differential pairs and power/thermal design.
Experience with high-speed devices and protocols such as DDR4, PCIe Gen4, MIPI, Gigabit Ethernet, USB-C, HDMI, SerDes, and JESD204B.
Experience with Cadence CIS, OrCAD, and Cadence Allegro.
Experience using optical test sets, signal analyzers, and GHz+ oscilloscopes for eye diagrams, phase noise, and signal quality analysis.
Hands-on debugging experience with scopes, VNAs, signal generators, and electronic loads.
Familiarity with ESD, EMI, and RF design considerations.
Ability to use Verilog, RTL, or HLS is an asset.
Embraces AI as part of a modern engineering toolkit.

Benefits

Fully remote role.
Approximately 15% travel, including domestic and international.
Competitive compensation package.
Medical, dental, and vision coverage.
Matching 401(k) contributions.
Annual profit-sharing bonus.
Other supplementary benefits.
Commitment to accommodations and an equal opportunity hiring process.

Interested in this position?

Apply directly on the company website

Apply Now

Similar Roles

Electrical Power Engineer (3914)

Navarro, 251-1K Construction & Engineering

Navarro Research and Engineering is hiring an Electrical Power Engineer in Oak Ridge, TN to support substation and site electrical power planning for complex federal technical facilities and equipment installations.

United States Full-time Mid Level Hardware Engineer

Transformers

47 minutes ago

Apply

47 minutes ago

Electrical Engineer (3915)

Navarro, 251-1K Construction & Engineering

Navarro Research and Engineering is seeking an Electrical Engineer in Oak Ridge, TN to support the design and integration of DC power supply systems for electrochemical process equipment on federal projects.

United States Full-time Mid Level Hardware Engineer

47 minutes ago

Apply

47 minutes ago

Senior Lead I&C Engineer (3910)

Navarro, 251-1K Construction & Engineering

Navarro Research and Engineering is hiring a Senior Lead I&C Engineer to provide technical leadership for instrumentation and controls on a new nuclear fuel facility from design through startup.